# (19) World Intellectual Property Organization

International Bureau



# 

## (43) International Publication Date 16 June 2005 (16.06.2005)

### **PCT**

# (10) International Publication Number WO 2005/055094 A3

(51) International Patent Classification<sup>7</sup>:

G06F 17/50

(21) International Application Number:

PCT/GB2004/005053

(22) International Filing Date: 2 December 2004 (02.12.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

0327959.3


3 December 2003 (03.12.2003) GB

- (71) Applicant (for all designated States except US): SYMGE-NIS LIMITED [GB/GB]; Milfield, Quebec Road, Dereham, Norfolk NR19 2DR (GB).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): LAVELLE, Evan, MacKenzie [GB/GB]; Milfield, Quebec Road, Dereham, Norfolk NR19 2DR (GB).

- (74) Agent: I.P. 21 LIMITED; Norwich Research Park, Colney, Norwich NR4 7UT (GB).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO,

[Continued on next page]

#### (54) Title: SYSTEM AND METHOD FOR ARCHITECTURE VERIFICATION



(57) Abstract: A Verification environment, comprising a testbench and a test harness, which is used to automatically verify the operation of a processor device as described by a hardware description language (HDL) against the desired operation as specified by the instruction set architecture (ISA). Also described is a method of generating test instructions for use in such a system, in which the verification environment selects an instruction from the processor specification in accordance with one or more first constraints, then configures and encodes this instruction in accordance with one or more second constraints.

## WO 2005/055094 A3



SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Declaration under Rule 4.17:**

as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU,

IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

#### **Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

# (88) Date of publication of the international search report: 29 December 2005

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.